Delayed public listing

Silicon Wafer Planning Manager

Cisco · United States

First discovered by ScoutJob Oct 2, 2026 5:19 PM EDT
Last verified by ScoutJob Oct 2, 2026 5:19 PM EDT

The complete description is available on the original company careers page.

Similar open jobs

Thermal Limits Engineer, Senior Staff · United States

SoC Clock & Power Management Validation Lead, Staff (AI Accelerator Platform) · United States

DFT- Sr. Engineer · United States

Senior ASIC Verification Engineer · Canada

DFT-Staff Engineer · United States

Sr DFT/ATPG Engineer–Mixed-Signal IP · United States