Delayed public listing

Senior ASIC Engineer, Infra and Workflow - Networking Chip Design

NVIDIA · China

First discovered by ScoutJob Jul 20, 2026 10:50 PM EDT
Last verified by ScoutJob Jul 20, 2026 10:50 PM EDT

Apply at company website See new roles immediately

The complete description is available on the original company careers page.

Similar open jobs

SOC verification Manager/Lead · India

Sr. RTL IP Design Engineer · India

RTL Design Lead - PCIe/CXL/UAL/DMA · India

Senior Chip Design Verification Engineer · Israel

Senior PCB Fab Supplier and Quality Engineer · China

Senior SOC Design Engineer · India